

(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property Organization
International Bureau



(43) International Publication Date
10 May 2002 (10.05.2002)

PCT

(10) International Publication Number
WO 02/37500 A1

(51) International Patent Classification⁷: **G11C 11/36**

(21) International Application Number: **PCT/US01/17206**

(22) International Filing Date: **24 May 2001 (24.05.2001)**

(25) Filing Language: **English**

(26) Publication Language: **English**

(30) Priority Data:
60/244,734 31 October 2000 (31.10.2000) US

(71) Applicant (*for all designated States except US*): **THE REGENTS OF THE UNIVERSITY OF CALIFORNIA [US/US]; 1111 Franklin Street, 12th floor, Oakland, CA 94607-5200 (US).**

(72) Inventors; and

(75) Inventors/Applicants (*for US only*): **YANG, Yang [US/US]; 13730 Bayliss Road, Los Angeles, CA 90095 (US). MA, Liping [CN/US]; 3290 Sawtelle Boulevard #203, Los Angeles, CA 90066 (US). LIU, Jie [CN/US]; 3110 Sawtelle Boulevard #102, Los Angeles, CA 90066 (US).**

(74) Agent: **OLDENKAMP, David, J.; Shapiro Borenstein & Dupont LLP, Suite 700, 233 Wilshire Boulevard, Santa Monica, CA 90401 (US).**

(81) Designated States (*national*): **AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TR, TT, TZ, UA, UG, US, UZ, VN, YU, ZA, ZW.**

(84) Designated States (*regional*): **ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GW, ML, MR, NE, SN, TD, TG).**

Declaration under Rule 4.17:


— *of inventorship (Rule 4.17(iv)) for US only*

Published:

— *with international search report*

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

(54) Title: ORGANIC BISTABLE DEVICE AND ORGANIC MEMORY CELLS



WO 02/37500 A1

(57) Abstract: A bistable electrical device (50) employing a bistable body (52) and a high conductivity material (54). A sufficient amount of high conductivity material (54) is included in the bistable body (52) to impart bistable between a low resistance state and a high resistance state by application of an electrical voltage (60).

ORGANIC BISTABLE DEVICE AND ORGANIC MEMORY CELLS

[001] This invention was made with Government support under Grant No. N00014-98-1-0484, awarded by the Office of Naval Research. The Government has certain rights in this invention.

BACKGROUND OF THE INVENTION

1. Field of the Invention

[002] The present invention relates generally to electronic memory cells and switches. More particularly, the present invention involves electronic memory devices which utilize memory elements that exhibit bistable electrical behavior.

2. Description of Related Art

[003] The publications and other reference materials referred to herein to describe the background of the invention and to provide additional details regarding its practice are hereby incorporated by reference. For convenience, the reference materials are numerically referenced and identified in the appended bibliography.

[004] Many electronic memory and switching devices typically employ some type of bistable element that can be converted between a high impedance state and a low impedance state by applying an electrical voltage or other type of writing input to the device. This threshold switching and memory phenomena have been demonstrated in both organic and inorganic thin-film semiconductor materials. For example, this phenomenon has been observed in thin films of amorphous chalcogenide semiconductor (1), amorphous silicon (2), organic material (3) and ZnSe-Ge heterostructures (4).

[005] The above materials have been proposed as potential candidates for nonvolatile memories. The mechanism of electrical bistability has been attributed to processes such as field and impact ionization of traps, whereas in chalcogenide semiconductors they involve amorphous to crystalline phase changes. Analogous memory effects in the leakage current of ferroelectric BaTiO₃ or (Pb_{1-x}La_y)(Zr_{1-x})O₃-based heterostructures have also been reported and discussed in terms of band bending due to spontaneous polarization switching. Electrical switching and memory phenomena have also been observed in organic charge transfer complexes such as Cu-TCNQ[5,6].

[006] A number of organic functional materials have attracted more and more attention in recent years due to their potential use in field-effect transistors (7), lasers (8), memories (9,10) and light emitting diodes and triodes (11,15). Electroluminescent polymers are one of the organic functional materials that have been investigated for use in display applications. In addition to display applications, electroluminescent polymers have been doped with high dipole moment molecules in order to obtain a memory effect (12). This memory effect is observed when dipole groups attached to side chain of the polymer rotate due to application of a threshold bias voltage. Unfortunately, rotation of the dipole groups takes a relatively long time. Also, doping of the polymer reduces the electroluminescence of the doped polymer.

[007] Electronic addressing or logic devices are presently made from inorganic materials, such as crystalline silicon. Although these inorganic devices have been technically and commercially successful, they have a number of drawbacks including complex architecture and high fabrication costs. In the case of volatile semiconductor memory devices, the circuitry must constantly be supplied with a current in order to maintain the stored information. This results in heating and high power consumption. Non-volatile semiconductor devices avoid this problem. However, they have the disadvantage of reduced data storage capability as a result of higher complexity in the circuit design, and hence higher cost.

[008] A number of different architectures have been implemented for memory chips based on semiconductor material. These structures reflect a tendency to specialization with regard to different tasks. Matrix addressing of memory location in a plane is a simple and effective way of achieving a large number of accessible memory locations while utilizing a reasonable number of lines for electrical addressing. In a square grid with n lines in each direction the number of memory locations is n^2 . This is the basic principle, which at present is implemented in a number of solid-state semiconductor memories. In these types of systems, each memory location must have a dedicated electronic circuit that communicates to the outside. Such communication is accomplished via the grid intersection point as well as a volatile or non-volatile memory element which typically is a charge storage unit. Organic memory in this type of matrix format has been demonstrated before by using an organic charge transfer complex. However such organic memories require transistor switches to address each memory element leading to a very complex device structure. Accordingly, there is a continuing need to provide new

and improved electrically bistable structures which may be used in memory devices.

SUMMARY OF THE INVENTION

[009] In accordance with the present invention, bistable electrical devices are provided that are convertible between a low resistance (impedance) state and a high resistance (impedance) state. The bistable electrical devices are well suited for use as electrical switching and memory devices. The bistable electrical devices of the present invention include a bistable body which is electrically convertible between a low resistance state and high resistance state by application of a suitable electrical voltage across the bistable body. The bistable body is composed of an organic, low-conductivity material and a sufficient amount of a high conductivity material to render the bistable body convertible between the low resistance and the high resistance state.

[0010] Bistable electrical devices in accordance with the present invention include a first electrode located at one location on the bistable body and a second electrode attached to another location on the bistable body wherein application of a proper electrical voltage between the two electrodes results in conversion of the bistable body between the low resistance and high resistance states. As a feature of the present invention, the high conductivity material is provided as one or more discrete layers located within the bistable body. The high conductivity material may also be disbursed throughout the bistable body in the form of nanoparticles. The high conductivity material used to form the bistable body can be a metal, conductive oxides, conducting polymer or organic conductor. The organic low conductivity material used in forming the bistable body can be an organic semi-conductor or organic insulator. Neither the low conductivity material nor the high conductivity material exhibits bistable behavior when taken alone. Bistable phenomena are only observed when the two components are combined together in accordance with the present invention.

[0011] The bistable electrical devices may be used to form a wide variety of memory devices wherein a memory input element is provided for applying voltage to the bistable body to convert the bistable body between the low electrical resistance state and the high electrical resistance state. The memory device further includes a memory read-out element which provides an indication of whether the bistable body is in the low or high electrical resistance state. As a feature of the present invention, the memory read-out element may be a light-emitting diode

which provides a visual indication of the electrical resistance state of the bistable body.

[0012] The above discussed and many other features and attendant advantages of the present invention will become better understood by reference to the following detailed description when taken in conjunction with the accompanying drawings.

BRIEF DESCRIPTION OF THE DRAWINGS

[0013] FIG. 1 is a diagrammatic representation of a bistable electrical device in accordance with the present invention.

[0014] FIG. 2 is a diagrammatic representation of a preferred exemplary bistable electrical device in accordance with the present invention wherein the high conductivity material is provided as a single layer located within the bistable body.

[0015] FIG. 3 is a diagrammatic representation of a preferred exemplary embodiment of the bistable electrical device in accordance with the present invention wherein the high conductivity material is dispersed as clusters or nanoparticles throughout the bistable body.

[0016] FIG. 4 is a diagrammatic representation of a preferred exemplary memory device in accordance with the present invention wherein the high conductivity material is in the form of a thin layer located within the bistable body and the memory read-out element is an LED.

[0017] FIG. 5 is a diagrammatic representation of another preferred exemplary device in accordance with the present invention wherein the high conductivity material is dispersed as nanoparticles throughout the bistable body and the memory read-out element is an LED.

[0018] FIG. 6 is a simplified view of a memory matrix formed using a bistable body in accordance with the present invention.

[0019] FIG. 7 is a graph of the current v.voltage (I-V) characteristics for a bistable electrical device as shown in FIG. 2 wherein the layer of high conductivity material is 20 nanometers (nm) thick and the two organic low conductivity layers are each 40 nm thick.

[0020] FIG. 8 is a graph of the I-V characteristics for the bistable electrical device shown in FIG. 2 wherein the thickness of the high conductivity material layer is increased to 33 nm and two organic low conductivity layers are each 50 nm thick.

[0021] FIG. 9 is a graph of the I-V characteristics for multiple sweeps of a bistable electrical device as shown in FIG. 2 wherein reversibility of the conversion between low and high resistance states is shown.

[0022] FIG. 10 is a graph of the I-V characteristics for a bistable electrical device as shown in FIG. 2 wherein the layer of high conductivity material is silver which is 30 nm thick and wherein each low conductivity organic layer is 50 nm thick.

[0023] FIG. 11 is a graph of the I-V characteristics for a bistable electrical device as shown in FIG. 2 wherein the low conductivity material on one side of the high conductivity layer is polystyrene and the low conductivity material on the other side of the high conductivity layer is an organic semi-conductor.

[0024] FIG. 12 is a graph of the I-V characteristics for a bistable electrical device which is the same as the one measured for FIG. 11, except that the polystyrene layer was replaced with polymethylmethacrylate.

[0025] FIG. 13 is a graph of the I-V characteristics for a bistable electrical device as described in Example 9. The bottom curve is for the first bias sweep and the top curve is for the second bias sweep.

[0026] FIG. 14 is a graph of the I-V characteristics for a bistable electrical device as described in Example 10. The bottom curve is for the first bias sweep and the top curve is for the second bias sweep.

[0027] FIG. 15 is a graph of the I-V characteristics for a memory device of the type shown in FIG. 5 where the high conductivity material is dispersed as nanoparticles throughout the bistable body. Curve 1 is for the first bias ramp. It shows a current jump at about 4 V when the device is switched into the low resistance state. Curve 2 shows the second bias run where the device remains at the low resistance state.

[0028] FIG. 16 is a chart showing the I-V characteristics of the polymer light-emitting diode of the device as shown in FIG. 5. Curve 1 depicts the first biased ramp where the current increases at about 6 volts. Curve 2 shows the second bias run where the device remains in the low resistance state.

[0029] FIG. 17 is the electroluminescence spectrum of a light-emitting memory device as shown in FIG. 5 at an electrical current of 3 mA. The corresponding brightness of the device is about 280 cd/m².

DETAILED DESCRIPTION OF THE INVENTION

[0030] A bistable electrical device in accordance with the present invention is shown generally at 10 in FIG. 1. The device 10 includes a bistable body 12 which is sandwiched between a first electrode 14 and a second electrode 16. The bistable body 12 is shown in the form of a layer. However, it will be understood that the bistable body can be provided in any number of different shapes. Bistable bodies in the form of a thin layer or film are preferred since fabrication techniques for forming thin films are well known.

[0031] The bistable body 12 includes a first surface 18 which defines a first electrode location on which the first electrode 14 is attached. A second surface 20 is located on the other side of the bistable body 12. This second surface 20 defines a second electrode location on which the second electrode 16 is attached.

[0032] The bistable electrical device 10 is connected to an electronic control unit 22 via electrical connections 24 and 26. The control unit 22 is capable of providing an electrical voltage bias across the bistable body 12 via the two electrodes 14 and 16 to convert the bistable body between low resistance and high resistance states. In addition, the control unit is capable of, among other things, measuring current to determine the electrical resistance of the bistable body.

[0033] The bistable body 12 includes a low conductivity material and an amount of high conductivity material which imparts bistable electrical characteristics to the body. The incorporation of the high conductivity material into the low conductivity material can be accomplished in a number of different ways. The two materials may be co-evaporated to form a molecular solution where the bistable body does not have distinct phases as shown in FIG. 1. Alternatively, the high conductivity material may be included as one or more discrete layers (FIG. 2) or as nanoparticles or molecular clusters (FIG. 3).

[0034] Referring to FIG. 2, the high conductivity material is provided as a single layer 30 which is sandwiched between a first low conductivity layer 32 and a second low conductivity layer 34. A first electrode 36 is provided which is connected to the electronic control unit 38 via electrical connection 40. A second electrode 42 is provided which is connected to the electronic control unit 38 via electrical connection 44. The bistable electrical device in FIG. 2 is shown having a single high conductivity layer 30. It is also contemplated within the present invention that the bistable body may include multiple layers of high conductivity material located between alternating layers of low conductivity material.

[0035] An alternate type of bistable device in accordance with the present invention is shown in FIG. 3 at 50. The bistable device 50 includes a bistable body 52 that is made up of nanoparticles of high conductivity material 54 which are dispersed throughout low conductivity material 56. A first electrode 58 is connected to the electronic control unit 60 via electrical connection 62. Second electrode 64 is connected to the electronic control unit 60 via electrical connection 66.

[0036] The low conducting materials and high conducting materials which are used to make the bistable bodies shown in FIGS. 1-3 are the same. Suitable high conductivity materials include metals, such as aluminum, copper and silver. Other suitable metals can be high work function metals such as gold, nickel and middle work function metals such as magnesium and indium. Low work function metals may also be used such as calcium and lithium. Metal alloys of the above metals (e.g., lithium/aluminum alloys) may also be used as the high conductivity material. Conductive oxides such as metal oxides are also suitable. Conducting polymers such as 3,4-polyethylenedioxy-thiophenepolystyrene-sulfonate (PEDOT) or doped polyaniline are also suitable high conductivity material. Organic conductors such as buckminster fullerene may also be used as the high conductivity material.

[0037] Suitable low conductivity materials include organic semiconductors and organic insulators. Exemplary organic semiconductors include small molecular organic materials such as 2-amino-4,5-imidazoledicarbonitrile (AIDCN); tris-8-(hydroxyquinoline)aluminum (Alq); 7,7,8,8-tetracyanoquinodimethane (TCNQ); 3-amino-5-hydroxypyrazole (AHP). Oligomers such as polyaniline may also be used. Organic Insulators include polymers such as polystyrene (PS), polycarbonate (PC), polymethylmethacrylate (PMMA), polyolefines, polyesters, polyamides, polyimides, polyurethanes, polyacetals, polysilicones and polysulfonates. In addition semiconducting polymers may be utilized. Exemplary semiconducting polymers

include poly(phenylene vinylene) (PPV), polyfluorene (PF), polythiophene (PT), poly(paraphenylenes) (PPP) and their derivatives as well as copolymers.

[0038] If desired, the above insulating polymers may be doped with selective dopants such as charge blocking or trapping material, electron and hole transport material, and luminescent material. Charge blocking material include 2,9-dimethyl-4,7-diphenyl-1,10-phenanthroline (Bathocuproine, or BCP); electron transporting materials include tris-(8-hydroxyquinolinolato) aluminum (Alq₃) and its derivatives, such as tris-(4-methyl-8-hydroxyquinolinolato) aluminum (Almq₃); hole transporting materials include N,N-diphenyl-N,N-bis(3-methylphenyl)-1, 1-diphenyl-4,4 diamine (TPD) and N,N-diphenyl-N,N-bis(1-naphthylphenyl)-1, 1-diphenyl-4,4 diamine (NPB); luminescent material include 4,4-N,N-dicarbazole-biphenyl (CBP). With regards to the electrodes, conventional electrode material such as aluminum, copper, and other electrode metals, including alloys, may be used. Conducting metal oxides, such as indium tin oxide (ITO), indium oxide and other metal oxides are also suitable electrode material. In addition, conducting polymers such as PEDOT and doped polyaniline may be used.

[0039] The high conductivity material and low conductivity material may be combined in numerous different ways to form bistable bodies in accordance with the present invention that exhibit a reversible transition between high and low electrical resistance states. For example, the two materials may be co-evaporated to form a single phase bistable body (FIG. 1). The amounts of low conductivity and high conductivity material may be varied to achieve desired electrical resistance transition properties. A 1:1 molecular ratio of low conductivity to high conductivity material is preferred. However, the molecular ratio low conductivity to high conductivity material may range from 10:1 to 1:10.

[0040] The bistable body may also be a two-phase system as shown in FIG. 2 or 3. As shown in FIG. 2, the high conductivity material 30 is sandwiched as a thin layer between two layers of low conductivity material 32 and 34. The various layers are formed using spin casting and/or evaporation techniques which are well known in the art of electronic device fabrication. The high conductivity layer is preferably on the order of from 0.5 nm to 5 μ m thick. Thicknesses on the order of 10 to 200 nm are preferred. The layers of low conductivity material are preferably on the order of from 5 nm to 1,000 nm thick. The low conductivity layers 32 and 34 may be made from the same material or they may be made from different low conductivity

materials. For example, one of the low conductivity layers can be an organic insulator while the other may be an organic semiconductor.

[0041] The bistable body may also be in the form of a two-phase system as shown in FIG. 3 where nanoparticles or molecular clusters of high conductivity material 54 are dispersed throughout the low conductivity material 56. The nanoparticles and molecular clusters preferably have an average particle size of between 1 to 50 nm. Formation of a bistable body 52 as shown in FIG. 3 is accomplished using conventional evaporation techniques known in the electronic fabrication art for forming thin layers containing nanoparticles dispersed in a solid matrix.

[0042] A memory device in accordance with the present invention is shown generally at 70 in FIG. 4. The device includes a bistable electrical device 72 which has been deposited on a light-emitting diode (LED) 74. The memory device 70 is connected to a control unit 76 via electrical connections 78 and 80. The bistable device 72 is the same as the bistable device shown in FIG. 2. The control unit 76 provides voltage bias across the memory device to convert the bistable device 72 from high to low resistance states. The LED 74 provides a visual indication of which state the bistable device is in. The LED 74 may be made from any of the conventional materials used in making LEDs.

[0043] A memory device using a preferred exemplary LED is shown generally at 90 in FIG. 5. The device includes a layer 92 of indium tin oxide (ITO) onto which is deposited layers of poly(2-methoxy-5-(2'ethyl-hexyloxy)-1,4-phenylene vinylene (MEH-PPV) and polyethylenedioxy-thiophene-polystyrene-sulfonate (PEDOT) as shown at 94. A thin layer of aluminum 96 and calcium 98 are provided as the electrode. A bistable body 100 is provided which includes the nanoparticles of high conductivity material dispersed throughout the low conductivity material in the same manner as the bistable body shown in FIG. 3. A top electrode 102 is also provided. The memory device is connected to control unit 104 via electrical connections 106 and 108.

[0044] A simplified top view of an exemplary memory matrix in accordance with the present invention is shown at 110 in FIG. 6. The memory matrix is deposited onto a suitable substrate such as glass or silicon 112. The matrix includes first electrodes or anodes 114, 116 and 118. Second electrodes or cathodes 120 and 122 are provided. A bistable body in the form of layer 124 is sandwiched between the electrodes. This arrangement provides 6 bistable devices at the intersections of the first and second electrodes. As will be appreciated, this is an extremely simplified matrix which is used only to demonstrate an exemplary use of the invention. In

-10-

practice, large scale matrices will be fabricated employing numerous electrodes.

The matrices will be both two and three dimensional

[0045] Examples of practice are as follows:

Example 1

[0046] A bistable device was fabricated as shown in FIG. 2. The first step in the fabrication of the device involved the vacuum deposition of a layer (50 nm thick) of aluminum (Al) on top of a pre-cleaned glass substrate. This Al functioned as the anode layer 36 of the device. Next, the first low conductivity layer 32, the thin metal layer 30, and the second low conductivity layer 34 were sequentially evaporated on top of the Al anode layer 36. Then, the cathode metal (Al) was evaporated onto the top layer 34 to form a cathode layer 42 which was 50 nm thick. The depositions were carried out in a vacuum of about 1×10^{-6} torr and the thickness of the depositing species controlled by a quartz crystal monitor. The low conductivity layers 32 and 34 were 40 nm thick with the central high conductivity layer 30 being 20 nm thick. Aluminum was used for the central layer 30. 2-amino-4-5-imidazoledicarbonitrile (AIDCN) was used for the two low conductivity layers (32 and 34).

[0047] The I-V curves for this device are shown in FIG. 7. The voltage scan used was 0.1 volt/step. The bottom curve is the first bias sweep and the top curve is for the second bias sweep. During the first scan, there was a jump in current at approximately 3V. The injection current increased by nearly six orders of magnitude. However, the second voltage scan on the device yielded higher injection currents even at lower biases with the two I-V curves overlapping in the higher voltage regime (voltages higher than 3 volts). These two I-V curves show the bistability of the device and its usefulness for nonvolatile memory applications.

Example 2

[0048] A bistable device was made in the same manner as Example 1 except that three high conductivity Al layers (each 20 nm thick) were deposited between alternating layers of AIDCN (each 20 nm thick). The device exhibited bistable characteristics in that the conductivity changed from 10^{11} to 10^8 (1/ohm.cm) upon application of a +5 V. bias. The device was convertible back to a low conductivity state by application of a -5V bias.

-11-

Example 3

[0049] A bistable device was made in the same manner as Example 1 except that Cu was substituted for Al as the high conductivity material in layer 30. The Cu layer was 33 nm thick and the two AIDCN layers 32 and 34 were 50 nm thick. The I-V curves are shown in FIG. 8 where it can be seen that the transition from the high resistance state to low resistance state is accompanied by a sharp change in current up to 5 orders in magnitude. FIG. 9 shows I-V curves for multiple sweeps. The numbers next to the curves correspond to the bias sweep sequence. The multiple sweeps shown in FIG. 9 demonstrate that the transition is reversible.

Example 4

[0050] A bistable device was made in the same manner as Example 1 except that Ag was substituted in place of Al as the high conductivity layer 30. The Ag layer 30 was 30 nm thick and the two layers of AIDCN 32 and 34 were 50 nm thick. The I-V curves for the device are shown in FIG. 10. As can be seen, the change in current is much less than the change when Al or Cu are used as the high conductivity material.

Example 5

[0051] A bistable device was made according to Example 1 except that polystyrene (PS) was substituted for AIDCN in one of the low conductivity layers 32. The PS was first dissolved in p-xylene to produce a 2 weight percent solution. The polystyrene was spin cast on top of the Al electrode layer 36. The PS layer was 70 nm thick. The Al layer 30, AIDCN layer 34 and top Al electrode layer 42 were sequentially evaporated on top of the layer of polystyrene. The Al layer 30 was 25 nm thick and the AIDCN layer 34 was 50 nm thick. The I-V curves for this device are shown in FIG. 11 which demonstrate bistable phenomenon.

Example 6

[0052] A bistable device according to Example 5 was made except that polymethylmethacrylate (PMMA) was substituted in place of PS. The PMMA layer 32 was 60 nm thick with the other two layers 30 and 34 being the same as in Example 5. The I-V curves for this device are shown in FIG. 2 which demonstrate bistable phenomenon.

-12-

Example 7

[0053] A number of bistable devices were made according to Example 1 except that the thickness of high conductivity layer 30 was varied from 2 nm to 16 nm and above. It was found that the Coulomb step shifts to a lower voltage as the thickness of layer 30 is increased. The device exhibited a sharp transition from a high resistance state to a low resistance state at thicknesses of 16 nm and above. Accordingly, when the high conductivity material is present in the bistable body as a thin layer, it is preferred that the thickness of the layer be chosen to exhibit a sharp transition between electrical states. The preferred thickness may be determined by routine experimentation as demonstrated in this example.

Example 8

[0054] The response time of devices made according to Example 1 was measured. A 6V pulse with a duration of 220 ns was applied (writing mode) to the bistable device, at the same time the current was measured (reading mode). The response time for transition from "0" (low conductive) state to "1" (highly conductive) state was determined to be less than 20 ns, which is suitable for use in high speed memory devices.

Example 9

[0055] A bistable device was made where indium tin oxide/glass was used as the substrate. The resulting device had the following structure: ITO/AIDCN (40 nm)/Al (20 nm)/AIDCN (40 nm)/Al (50 nm). The device was made by sequentially evaporating the materials onto the ITO substrate.

[0056] A graph of the I-V characteristics of the device is shown in FIG. 13 which demonstrates bistable electrical behavior.

Example 10

[0057] A bistable device as shown in FIG. 1 was prepared by evaporating Al and AIDCN onto an aluminum electrode layer 14. A top electrode layer 16 was evaporated onto the previously deposited Al/AIDCN layer 12. The two Al electrode layers 14 and 16 were each ___ nm thick. The evaporation rate for the AIDCN and Al was about 2:1 with the resulting bistable body being 100 nm thick. It is anticipated that the Al is in the format as metal cluster, possibly inter-connected.

[0058] A graph of the I-V characteristics of the device as shown in FIG. 14 which demonstrates that the device is electrically bistable.

-13-

Example 11

[0059] A memory device as shown in FIG. 5 was prepared. The device includes a regular polymer light emitting diode (PLED) and an electrical bistable layer. Poly(2-methoxy-5-(2'-ethyl-hexyloxy)-1,4-phenylene vinylene (MEH-PPV) was used as the electroluminescence material. The PLED has the structure ITO/PEDOT/MEH-PPV/Ca/Al and was made in accordance with the procedure set forth in Ref. 13.

[0060] The overall device was made as follows:

[0061] The conducting polymer layer 92 (3,4-polyethylenedioxythiophene-polystyrenesulfonate (PEDOT) was spin-coated onto a pre-cleaned ITO substrate and subsequently baked at 120°C for 2 hours. The active luminescent layer 94 (MEH-PPV) was then spun on top of the PEDOT layer 92 by using a MEH-PPV solution with a concentration of 0.7 wt% (7 mg/ml) in dichlorobenzene. The MEH-PPV solution was subsequently baked at 70°C for 2 hours. Additional details regarding the fabrication of PLEDs can be found in Ref. 13. The thickness of MEH-PPV layer was about 80 nm, which was determined using an Alpha-Step profilometer. The bilayer cathode of the PLED consists of a calcium layer 96 (50 nm) over-coated with an aluminum layer 98 (100 nm) deposited by conventional vacuum evaporation. Then the bistable layer 100 was deposited on top of the Al layer 98 by vacuum deposition. AIDCN and Al were co-deposited to form the bistable layer 100. The deposition ratio between the AIDCN and Al material was about 1:1. The depositions were carried out under the vacuum of about 2×10^{-8} torr. The thickness of the deposited films was controlled by a quartz crystal monitor. Finally, Al layer 102 was deposited on the top of the memory layer as the cathode. The bistable layer 100 was 100 nm thick. The cathode 102 was 50 nm thick.

[0062] Before fabricating the device with the PLED, the organic-metal electrical bistable device with the Al-AIDCN layer sandwiched between two Al electrodes was fabricated. The I-V characteristics of the electrical bistable device is shown in FIG. 15. Curve 1 in FIG. 15 is for the first bias ramp where it shows a current jump at about 4 V and the device is switched into a high conductance state. Curve 2 is for the second bias run where the device remains at the high conductance state thereby demonstrating the memory effect.

[0063] A typical I-V curve for the final device (including the PLED) is shown in FIG. 16. In the first voltage scan (Curve 1), there is a sudden jump in electrical current at about 6 V bias. As shown by curve 1, the injection current was "switched-up" by

-14-

3 orders of magnitude. However, a second voltage scan on the device as shown in the curve 2 yielded higher injection currents even at lower biases with the two I-V curves overlapping in the higher voltage regime (voltages higher than 6 volts). These two I-V curves demonstrate the bistability of the device. Since this device includes a PLED and an electrical bistable layer, light emission from the device can be observed at medium bias at "on" state. FIG. 17 shows the EL (watts/sr/m²) the optically readable device at an electrical current of 3 mA which was measured by a Photon Research 650 photometer. The corresponding brightness is about 280 cd/m². The regular function of the PLED is maintained in the device while the memory effect of the bistable layer is reflected by the emission of light from the device.

[0064] The memory of this device was realized by applying a write-in voltage pulse to the device, and the memory was reflected by not only the electrical current, but the light emitted from the device. The emitted light can be read by a photon detector, camera or the naked eye. One of the advantages of the device is that it can be read in parallel, which enhances the read speed. Applying a voltage pulse above a critical amplitude for several tens nanosecond can switch the device into on state. It should be noted that one can also use small-molecule organic electroluminescence materials, such as Alq₃ (Ref. 14) instead of polymer materials to make the light-emitting layer.

[0065] Having thus described exemplary embodiments of the present invention, it should be noted by those skilled in the art that the within disclosures are exemplary only and that various other alternatives, adaptations and modifications may be made within the scope of the present Invention. For example, a whole polymeric device with a structure of polymeric electrode (anode)/polymer (1)/ polymer (2)/ polymer (3)/ polymeric electrode (cathode) can be structured via either spin coating, roll-to-roll coating, or thermal evaporation or a combination of all three techniques. The materials for polymer (anode), polymer (cathode) as well as polymer (2) can be either the same or different. Similarly, polymer (1) and polymer (3) can be the same or different. Similarly, a completely organic device having a structure of organic electrode (anode)/organic (1)/organic (2)/organic (3)/organic electrode (cathode) can also be constructed. Accordingly, the present invention is not limited to the above preferred embodiments and examples, but is only limited by the following claims.

BIBLIOGRAPHY

1. J.F. Dewald, A.D. Pearson, W.R. Northover, and W.F. Peck, Jr., *J. Electrochem. Soc.*, 109, 243c (1962). "Semi-conducting glasses"
2. Ovshinsky, S.R. Localized states in the gap of amorphous semiconductors. *Phys. Rev. Lett.*, vol. 36 (no. 24), 14 June 1976, p. 1469-72.
3. Yu, G. Kriger, N.F. Yudanov, I.K., Igumenov, and S.B. Vashchenko, *J. Struct. Chem.*, 34 (1993). "Study of test structures of a molecular memory element"
4. H.J. Hovel and J.J. Urgell, *J. Appl. Phys.* 42, 5076 (1971). "Switching and memory characteristics of ZnSe - Ge heterojunctions"
5. R. Kumai, Y. Okimoto and Y. Tokura, *Science*, 284, 1645 (1999). "Current-induced Insulator-metal transition and pattern formation in an organic charge-transfer complex"
6. R.S. Potember, T.O. Poehler and D.O. Cowan, *Appl. Phys. Lett.* 34, 407 (1979). "Electrical switching and memory phenomena in Cu-TCNQ thin films"
7. F. Garnier, R. Hajlaoui, A. Yassar, and P. Shirakawa, *Science* 265, 1684 (1994)
8. F. Hide, M.A. Diaz-Garcia, B.J. Schwartz, M.R.A. Andersson, Q. Pei, and A.J. Heeger, *Science* 273, 1883 (1997).
9. R. Kumai, Y. Okimoto, Y. Tokura, *Science* 284, 1645 (1999).
10. W. Fujita, and K. Awaga, *Science* 286, 261 (1999).
11. J.H. Burroughes, D.D.C. Bradley, A.R. Brown, R.N. Marks, K. Mackay, R.H. Friend, P.L. Burn, and A.B. Holmes, *Nature*, 347, 539 (1990).
12. T. Yamada, D.Zou, H. Jeong, Y. Akaki, and T. Tsutsui, *Synthetic Metals*, 111-112, 237 (2000).
13. J. Liu, Y. Shi, L. P. Ma, and Y. Yang, *J. Appl. Phys.* 88, 605 (2000).
14. Y. Hamada, C. Adachi, T. Tsutsui, S. Salto, *Jpn. J. Appl. Phys.* 31, 1812 (1992).
15. Y. Yang et al., U.S. Patent No. 5,563,424, October 8, 1996.

-16-

CLAIMS

What is Claimed is:

1. A bistable electrical device which is convertible between a low resistance state and a high resistance state, said device comprising:

a bistable body which is electrically convertible between said low resistance state and said high resistance state, said bistable body comprising a first surface which defines a first electrode location and a second surface which defines a second electrode location, said bistable body comprising an organic low conductivity material and a sufficient amount of a high conductivity material wherein said bistable body is converted between said low resistance state and said high resistance state by application of an electrical voltage to said bistable body;

a first electrode attached to said bistable body at said first electrode location; and a second electrode attached to said bistable body at said second electrode location.

2. A bistable electrical device according to claim 1 wherein said high conductivity material is provided as one or more layers of high conductivity material located within said bistable body.

3. A bistable electrical device according to claim 1 wherein said high conductivity material is dispersed throughout said bistable body.

4. A bistable electrical device according to claim 1 wherein said organic low conductivity material is selected from the group consisting of organic semiconductors and organic insulators.

5. A bistable electrical device according to claim 1 wherein said high conductivity material is selected from the group consisting of metals, metal oxides, conducting polymers and organic conductors.

6. A bistable electrical device according to claim 3 wherein said bistable body is formed by condensing vapors of said high conductivity and low conductivity materials together to form said bistable body.

7. A bistable electrical device according to claim 1 wherein said bistable body is in the shape of a bistable layer having said first and second electrode locations located on opposite sides of said bistable layer.
8. A bistable electrical device according to claim 7 wherein said bistable layer comprises a high conductivity layer sandwiched between first and second low conductivity layers wherein said first electrode location is located on said first low conductivity layer and said second electrode location is located on said second low conductivity layer.
9. A bistable electrical device according to claim 2 wherein said high conductivity layer comprises a high conductivity material which is selected from the group consisting of metals, conducting polymers and organic conductors.
10. A bistable electrical device according to claim 2 wherein said low conductivity material is selected from the group consisting of organic semiconductors and organic insulators.
11. A bistable electrical device according to claim 3 wherein said high conductivity material is in the form of nanoparticles.
12. A bistable electrical device according to claim 1 which further includes a diode connected to at least one of said first or second electrodes.
13. A bistable electrical device according to claim 7 wherein said diode is a light emitting diode.
14. A method comprising the step of applying a sufficient electrical voltage across the first and second electrodes of the bistable device according to claim 1 to convert said device between said high resistance state and said low resistance state.
15. A memory device comprising:
a bistable body which is electrically convertible between a low electrical resistance state and a high electrical resistance state, said bistable body comprising a first

surface which defines a first electrode location and a second surface which defines a second electrode location, said bistable body comprising an organic low conductivity material and a sufficient amount of a high conductivity material wherein said bistable body is converted between said low resistance state and said high resistance state by application of an electrical voltage to said bistable body;

a first electrode attached to said bistable body at said first electrode location;

a second electrode attached to said bistable body at said second electrode location;

a memory input element for applying a voltage to said bistable body to convert said bistable body between said low electrical resistance state and said high electrical resistance state; and

a memory readout element which provides an indication of whether said bistable body is in said low electrical resistance state or said high electrical resistance state.

16. A memory device according to claim 15 wherein said memory readout element is a light emitting diode.

17. A memory device according to claim 15 wherein said high conductivity material is provided as one or more layers of high conductivity material located within said bistable body.

18. A memory device according to claim 15 wherein said high conductivity material is dispersed throughout said bistable body.

19. A memory device according to claim 15 wherein said organic low conductivity material is selected from the group consisting of organic semiconductors and organic insulators.

20. A memory device according to claim 15 wherein said high conductivity material is selected from the group consisting of metals, metal oxides, conducting polymers and organic conductors.

-19-

21. A memory device according to claim 18 wherein said bistable body is formed by condensing vapors of said high conductivity and low conductivity materials together to form said bistable body.
22. A memory device according to claim 15 wherein said bistable body is in the shape of a bistable layer having said first and second electrode locations located on opposite sides of said bistable layer.
23. A memory device according to claim 22 wherein said bistable layer comprises a high conductivity layer sandwiched between first and second low conductivity layers wherein said first electrode location is located on said first low conductivity layer and said second electrode location is located on said second low conductivity layer.
24. A memory device according to claim 17 wherein said high conductivity layer comprises a high conductivity material which is selected from the group consisting of metals, conducting polymers and organic conductors.
25. A memory device according to claim 17 wherein said low conductivity material is selected from the group consisting of organic semiconductors and organic insulators.
26. A memory device according to claim 18 wherein said high conductivity material is in the form of nanoparticles.
27. A method for operating a memory device according to claim 15 comprising the step of applying a sufficient electrical voltage across said first and second electrodes of said memory device to convert said bistable body between said high resistance state and said low resistance state.




FIG. 1*FIG. 2**FIG. 3*




FIG. 4*FIG. 5**FIG. 6*

FIG. 7




FIG. 8




FIG. 9




FIG. 10




FIG. 11




FIG. 12




FIG. 13




FIG. 14




FIG. 15




FIG. 16





FIG. 17

INTERNATIONAL SEARCH REPORT

International application No.

PCT/US01/17206

A. CLASSIFICATION OF SUBJECT MATTER

IPC(7) : G11C 11/36
 US CL : 365/175

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)
 U.S. : 365/175, 148; 242/105; 315/150; 257/1, 40

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched


Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	US 3,719,933 A [Wakabayashi et al.] 06 March 1973, (06/03/73) Figures 1-4, col. 1, lines 8+; col. 2, lines 1+; col. 3, lines 6+.	1-27
X	US 6,055,180 A [Gudesen et al.] 25 April 2000, (25/04/00) Figures 1-8, col. 13, line 43 - col. 15, line 30.	1-27
X	US 5,136,212 A [Eguchi et al.] 04 August 1992, (04/08/92) Figures 1-4, col. 3, lines 41 - col. 4, line 57+	1-27
A	US 4,652,894 A [Potember et al.] 24 March 1987, (24/03/87) Figures 1-5, col. 23+	1-27
A	US 4,371,883 [Potember et al.] 01 February, 1983, (01/02/83) Figures 1-5, Col. 4, lines 26+	1-27

 Further documents are listed in the continuation of Box C. See patent family annex.

* Special categories of cited documents:	"T"	later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
"A" document defining the general state of the art which is not considered to be of particular relevance	"X"	document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
"B" earlier application or patent published on or after the international filing date	"Y"	document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art
"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)	"&"	document member of the same patent family
"O" document referring to an oral disclosure, use, exhibition or other means		
"P" document published prior to the international filing date but later than the priority date claimed		

Date of the actual completion of the international search	Date of mailing of the international search report
14 August 2001 (14.08.2001)	06 SEP 2001
Name and mailing address of the ISA/US Commissioner of Patents and Trademarks Box PCT Washington, D.C. 20231 Facsimile No. (703)305-3230	Authorized officer  David Nelms Telephone No. (703) 308-0956